

10/03/100

Jc4948

N

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10037180	FILING DATE 10/23/2001	CLASS 327 223	SUBCLASS 143	GAU 2838	EXAMINER Lam
**APPLICANTS: Wert Joseph;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB		DO NOT PUBLISH <input checked="" type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed		<input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO.	
35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no		P05023	
Verified and Acknowledged Examiners's Initials					
TITLE: Power-up detection circuit with low current draw for dual power supply circuits <small>U.S. DEPT. OF COMM/PAT & TM-PTO-436L (Rev. 12-94)</small>					

NOTICE OF ALLOWANCE MAILED		CHARGES	
		Total Charges: 0.00	
ISSUE FEE		DISCOUNTS	
Amount Due	Date Paid	Sheet Discount	Print Fee
<input type="checkbox"/> TERMINAL		Application Examiner	
DISCLAIMER		PREPARED FOR ISSUE	
		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368; Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

BEST AVAILABLE COPY

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in packet on right inside flap)